A reduced instruction set computer or RISC architecture is one of the two basic types of instruction set architecture that uses simpler and fewer instructions that require fewer clock cycles to execute. CPUs based on RISC architecture include ARM-based processors such as the A Series and M Series chips from Apple Inc., including the first-ever M1 processor, Snapdragon processors from Qualcomm, MediaTek and Helio processors from MediaTek Inc., PowerPC from the AIM Alliance, and SPARC from Oracle Corporation.
Difference with CISC Architecture
The other basic type of CPU design is complex instruction set computing or CISC architecture that can perform multiple operations per single operation. Some of the notable examples of CPUs based on this design are the x86 processors from Intel, PDP-11, and Motorola 68000, among others. There are notable differences between RISC and CISC.
Note that RISC architecture uses simpler instructions with one instruction per cycle and fixed instruction sizes. Meanwhile, CISC architecture uses complex and multi-stage instructions. A simpler explanation about the difference between the two is that RISC tries to perform one thing only per instruction while CISC tries to do more in a single instruction.
Another difference is that RISC processors perform difficult commands by merging them into simpler ones, while CISC processors can perform multi-step operations or address modes within one instruction set. The differences between the two also define the differences between x86 processors from Intel and ARM architecture from Arm Ltd. Of course, there is no superior choice between the two because they have their respective advantages and disadvantages.
Advantages of RISC Architecture
Below is a rundown of the advantages of CPU design based on reduced instruction set computer architecture:
• Compilers of high-level language can produce more efficient code because the architecture has a set of instructions.
• There is also the time advantage. Each instruction only takes up one cycle. The speed of the operation can be maximized while minimizing the execution time.
• It also uses a fixed length of instruction, which is easy to pipeline, because RISC functions use only a few parameters.
• A key advantage of RISC architecture is that it requires less number of instruction formats, few numbers of instructions, and few addressing modes.
• The decoding logic is also simple. Hence, the required transistors are lesser. More general-purpose registers can be fitted into the CPU.
• Because it lacks complex instruction decoding logic, it supports more registers, thereby allowing less time to load and store values to the memory or cache.
• From the standpoint of chip designers and manufacturers, RISC processors are easier to design and deploy than CISC processors.
• It also has a lower per-chip cost because the architecture requires smaller components. Less chip space is used due to the reduced instruction set.
• Another notable advantage of RISC architecture is that most of the resulting processors are more energy-efficient than CISC-based ones.
Disadvantages of RISC Architecture
Below is a rundown of the disadvantages of CPU design based on reduced instruction set computer architecture:
• A notable drawback of RISC architecture is that the performance of the processor depends on the programmer or software developer.
• The time advantage has a disadvantage. Compilers need to break down high-level instructions into many simpler instructions.
• Rearranging a CISC code to a RISC code increases the code size. The quality of this code will depend on the compiler and instruction set of the machine.
• From the standpoint of developers, developing programs for this architecture requires more effort when compared to developing for CISC.
• The simplicity of a processor based on a reduced instruction set computer puts a lot of stress on the software or application.
• Feeding instructions require high-speed memory systems. Processors based on this architecture require large memory caches.
• Of course, it is important to note that the full advantages of RISC still depend on the specific architecture and its deployment.
FURTHER READINGS AND REFERENCES
- Ibrahim, D. 2015. “Microcomputer Systems.” In PIC32 Microcontrollers and the Digilent ChipKIT. Elsevier. DOI: 1016/b978-0-08-099934-0.00001-6
- Koo, K., Rho, G. S., Kwon, W. H., Park, J., and Chang, N. 1998. Architectural Design of a RISC Processor for Programmable Logic Controllers. Journal of Systems Architecture. 44(5): 311-325. DOI: 1016/s1383-7621(97)00011-8
- Stallings, W. 1988. “Reduced Instruction Set Computer Architecture. Proceedings of the IEEE. 76(1): 38-55. DOI: 1109/5.3287